In the next step, the cache-related execution model will be coupled with the shared-memory and the distributed-memory execution model. By a hierarchical mapping abstract processors related to cache sizes will be mapped to all available physical processors and then these physical processors to the nodes of the SMP cluster. The HPF compilation system supports already a hierarchical execution model for SMP clusters that is now extended with a further level for cache optimizations.
